12-5. A computer employs RAM chips of 256 × 8 and ROM chips of 1024 × 8. The computer system needs 2K bytes of RAM, 4K bytes of ROM, and four interface units, each with four registers. A memory-mapped I/O configura- tion is used. The two highest-order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers. a. How many RAM and ROM chips are needed? b. Draw a memory-address map for the system. c. Give the address range in hexadecimal for RAM, ROM, and interface||

12-5. A computer employs RAM chips of 256 × 8 and ROM chips of 1024 × 8. The computer system needs 2K bytes of RAM, 4K bytes of ROM, and four interface units, each with four registers. A memory-mapped I/O configura- tion is used. The two highest-order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers. a. How many RAM and ROM chips are needed? b. Draw a memory-address map for the system. c. Give the address range in hexadecimal for RAM, ROM, and interface||

Name: i need the answer quickly 12-5.12-6.A computer employs RAM chips of 25
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: i need the answer quickly 12-5.12-6.A computer employs RAM chips of 256 × 8 and ROM chips of 1024 × 8.The computer system needs 2K bytes of RAM, 4K bytes of ROM, and fourinterface units, each with four registers. A memory-mapped I/O configura-tion is

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Most Intel CPUs use the __________, in which each memory address is represented by two integers.
Q6: A digital computer has a memory unit with 24 bits per word. The instruction set consists of 110 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. (a) How many bits are needed for the opcode? (b) How many bits are left for the address part of the instruction? (c) What is the maximum allowable size for memory? (d) Can we extend this instruction set by adding new 10 instructions and keeping the same length of opcode part? (e) Determine the type of this instruction set: stack-based ISA or accumulator- based ISA or general purpose registers-based ISA?
A computer employs RAM chips of 512 x 16 and ROM chips of 1024 x 8. The computer system needs 4K bytes of RAM and 2K bytes of ROM along with interface unit of 128 registers each. A memory mapped I/0 configuration is used. The two higher order bits are assigned for RAM, ROM and interface as 00, 01 and 10 respectively. a) How many RAM and ROM chips are needed
Q1: A computer uses a memory unit with 512 words of 16 bits each. A binary instruction code is stored in one word of memory. The instruction has three parts: an indirect bit, an operation code, and an address part. (1) Draw the instruction word format and indicate the number of bits in each part. (2) How many bits are there in the data and address inputs of the memory?
A computer employs RAM chips of 128 x 8 and ROM chips of 512 x 8. The computer system needs 1K bytes of RAM, 2K bytes of ROM, and two interface units, each with two registers. A memory-mapped 1/0 configuration is used. The two highest-order bits of the 16-bit address bus are assigned 11 for RAM, 10 for ROM, and 01 for interface registers.a. How many RAM and ROM chips are needed?b. Draw a memory-address map for the system.c. Give the address range in hexadecimal for RAM, ROM, and interface
1. Fill in the blank spaces The SIC machine has memory architecture coônsisting of 8-bit bytes, and 3 bytes form a word. Instructions on a SiC machine are 24 consecutive bits in length; there are 4 bits in the opcode field and 6 bits in the address field of the instruction; there are total 32768 bytes in the memory. There are five registers (A, X, L, PC, and SW) defined in the standard SIC machine, each register has bits in length. Among these registers, is used for index addressing, contains the address of the next instruction, is typically used for arithmetic operations, and contains a variety of information such as condition code, and stores the return address for subroutine jump. The maximum memory available on a SIC/XE machine is MB (megabyte), since the SIC/XE has up to bits in the address field of the instruction. Most assemblers make two passes over source program. Pass performs most of the actual translation. Pass scans the source for label definitions and assigns address. W…
A computer employs RAM chips of 512 x 8 and ROM chips of 256 x 8. The computer system needs1K bytes of RAM, 2K bytes of ROM, and eight interface units, each with 2 registers. A memory-mapped1/0 configuration is used. The two highest-order bits of the 16 bit address bus are assigned 10 for RAM,11 for ROM, and 00 for interface registers.a. How many RAM and ROM chips are needed?b. Draw a memory-address map for the system.c. Give the address range in hexadecimal for RAM, ROM, and interface.
Computer Science This question is about paging-based virtual memory A computer has a virtual-momory space of 250MB (megabytes) The computer has 325) of primary memory. The pige som s-4000 by the address is 1011 0001 0101 1110 0010 1010 0010 a. How many frames can it have? b. Which of the bits in the virtual address correspond to the Page number? c. Which of the bits correspond to the page offset?
The memory unit of a computer has 2M words of 32 bits each. The computer has an instruction format with 4 fields: an opcode field; a mode field to specify 1 of 4 addressing modes; a register address field to specify one of 9 registers; and a memory address field. Assume an instruction is 32 bits long. Answer the following: a) How large must the mode field be?
. A digital computer has a memory unit with 32 bits per word. The instruction set consists of 147 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are needed to specify the register? c) How many bits are left for the memory address part of the instruction? d) What is the maximum allowable size for memory? e) What is the largest unsigned binary number that can be accommodated in one word of memory?
Q3: A computer system employed memory-mapped I/O with 16-bit address bus to access its memory and the attached peripheral devices. The aforementioned system composed of 2K bytes of RAM, 4K bytes of ROM, and four interface units, each with 4 registers. The two highest-order bits of the address bus are assigned 00 for RAM, 01 for ROM, 11 for interface registers. Now, answer the following questions: A. Determine the number of ROM and RAM chips that are required to build the above system using RAM chips of 256x8 and ROM chips of 1024×8. B. Tabulate the address range in hexadecimal for ROM, RAM, and interfaces based on your answer in Point A.