Consider the following sequence of virtual memory references (in decimal) generated by a single program in a pure paging system: 100, 110, 1400, 1700, 703, 3090, 1850, 2405, 2460, 4304, 4580, 3640 a. Derive the corresponding reference string of pages (i.e. the pages the virtual addresses are located on), assuming a page size of 1024 bytes. (Assume that page numbering starts at 0) b. For the page sequence derived above, determine the number of page faults for each of the following page replacement strategies, assuming that two (2) page frames are available to the program. i. LRU ii. FIFO iii. OPT (Optimal)

Consider the following sequence of virtual memory references (in decimal) generated by a single program in a pure paging system: 100, 110, 1400, 1700, 703, 3090, 1850, 2405, 2460, 4304, 4580, 3640 a. Derive the corresponding reference string of pages (i.e. the pages the virtual addresses are located on), assuming a page size of 1024 bytes. (Assume that page numbering starts at 0) b. For the page sequence derived above, determine the number of page faults for each of the following page replacement strategies, assuming that two (2) page frames are available to the program. i. LRU ii. FIFO iii. OPT (Optimal)

Name: ) Consider the following sequence of virtual memory references (in dec
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: ) Consider the following sequence of virtual memory references (in decimal) generatedby a single program in a pure paging system:100, 110, 1400, 1700, 703, 3090, 1850, 2405, 2460, 4304, 4580, 3640a. Derive the corresponding reference string of pages

C++ Programming: From Problem Analysis to Program Design

8th Edition

ISBN:9781337102087

Author:D. S. Malik

Publisher:D. S. Malik

Chapter12: Points, Classes, Virtual Functions And Abstract Classes

Section: Chapter Questions

Problem 19SA

See similar textbooks

Similar questions

2. Implement the frame replacement algorithm for virtual memory In Java For this task, you need to perform the simulation of page replacement algorithms. Create a Java program which allows the user to specify: • the total of frames currently exist in memory (F), the total of page requests (N) to be processed, • the list or sequence of N page requests involved, For example, if N is 10, user must input a list of 10 values (ranging between 0 to TP-1) as the request sequence. Optionally you may also get additional input, the total of pages (TP) This input is optional for your program/work. It only be used to verify that each of the page number given in the request list is valid or invalid. Valid page number should be within the range 0, .. , TP-1. Page number outside the range is invalid. Then use the input data to calculate the number of page faults produced by each of the following page replacement algorithms: • First-in-first-out (FIFO) - the candidate that is the first one that entered…
Consider the following image that represents part of the memory of a 16-bit address space that has an addressability of 2 bytes (like LC-3): A memory location can store an address. We call that memory location's contents a "pointer" since it's an address that "points" to another memory location. G.) Interpret the contents at address 0x0C0B as a pointer. (Enter hex like the following example: 0x2A3F) H.) What are the contents of the memory location that the pointer above is pointing to? (Enter hex like the following example: 0x2A3F) Another reference : LC-3 Opcodes in Hex ADD 0x1 JMP 0xC LDR 0x6
Consider a program consists of five segments: S0 = 600, S1 = 14 KB, S2= 100 KB, S3 =580 KB and S4 = 96 KB. Assume at that time, the available free space partitions of memory are 1200–1805, 50 – 150, 220-234, and 2500-3180.Find the following:a. Draw logical to physical maps and segment table?b. Allocate space for each segment in memory?c. Calculate the external fragmentation and the internal fragmentation?d. What are the addresses in physical memory for the following logical addresses: 0.580, (b) 1.17 (c) 2.66 (d) 3.82 (e) 4.20?
4. The Single Instruction Computer (SIC) has only one instruction that can do all operations our RISC-V does (you did a homework problem). The instruction has the following format sbn a, b, c # Mem[a]=Mem[a]- Mem[b]; if (Mem[a]- Mem[b]<0) go to PC+c For example, here is the program to copy a number from location a to location b: sbn temp, temp, 1 sbn temp, a, 1 sbn b,b, 1 sbn b, temp 1 Start: Design a single cycle datapath and control for this instruction set architecture.
int i; float x[5], y[5]; [ lots of code deleted... ] for (i=0;i y[i]) x[i] = x[i] + y[i]; [ more code deleted... ] Translate to MIPS assembly language:
Assume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix) Logical Address Format Page Table Physical Memory Physical Address (starting) Oxppppdddd Page Frame Frame Size (hex) Size (dec) Ox10000 Ox10000 2 Охс000 65536 PPpp: page number dddd: page offset 1 1 Оxd000 65536 3 2 Охе000 Ox10000 65536 3 Oxf000 Ox10000 65536 Translate the following addresses: What is the physical address for 0x00011119 What is the physical address for 0x00000001 What is the logical address for Oxd0000001 ? What is the logical address for Oxc0000002 ?
Create a program in C++ which simulates a direct cache. The memory array that contains the data to becached is byte addressable and can contain 256 single byte entries or lines. The cache has only 8 entriesor lines. The Data field in each line of the cache is 8 bits. Since the data stored in each line of the cache isonly 8 bits, there is no need for a line field. Only a tag field is needed which is log2(256) = 8 bits.The memory array can be filled with any values of your choice. The program should work by taking userinput of a memory address (index). This input represents the memory data that should be cached.Check the cache to see if the item is already cached. If it is not, your program should counta cache miss, and then replace the item currently in the cache with the data from the inputted address.Allow the user to input addresses (in a loop), until they so choose to end the program. The program should output the number of cache misses upon ending.
Consider two integer arrays B and D of 100 elements. Let X2 and X3 contain the base address of array "B" and "D", respectively, and the index į is in X0, h is in X10. Write LEGV8 code to perform the following operations: (a) Get B[15] from memory and put it in register X5. (b) Put the value 132 in D[6]. (c) Translate the following C code into LEGv8 instructions int j = 50, h; do { D[2*j] = (B[j] + B[j+2])*9 - h; j^j -2; while {j >0}; DO NOT use multiply instruction in your code, use shift instruction for multiplication instead! (d)How many instructions are executed during the running of the code in (c), and how many memory data references are made during executio'n?
I have a 128-bit computer where addresses are 128 bits wide. I want to implement virtual memory with paging for this computer, and I want to use a page size of 4KB. I will design it so that a page table consumes exactly one page. How many page table entries (PTEs) fit within a page?
Program binaries in many systems are typically structured as follows. Code is stored starting with a small fixed virtual address such as 0. The code segment is followed by the data segment that is used for storing the program variables. When the program starts executing, the stack is allocated at the other end of the virtual address space and is allowed to grow towards lower virtual addresses. What is the significance of the above structure on the following schemes: a. contiguous-memory allocation b. pure segmentation c. pure paging
Suppose a program segment consists of a purely sequential part which takes 100 cycles to execute, and an iterated loop which takes 400 cycles per iteration. Assume that the loop is dependent on the sequential part, i.e., both parts cannot run in parallel. Also assume that the loop iterations are independent, and cannot be further parallelized. If the loop is to be executed 100 times, what is the maximum speedup possible using an infinite number of processors (as many processors as you could possibly need) compared to a single processor?
Consider a computer that has a byte-addressable memory organized in 32-bit words according to the big-endian scheme. A program reads ASCII characters entered at a keyboard and stores them in successive byte locations, starting at address 500. Show the contents of the two memory words at addresses 504 and 508 after the characters “Computer#ece@OSU" have been entered. Give the contents for the two words in hexadecimal. Repeat this problem for the little-endian scheme. ´sM